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Abstract
In the nanoscale regime, the behavior of both extant and emerging semiconductor devices are often unreliable.
Reliability of such devices often trades-off with their energy consumption, speed, and/or chip area. We study the
energy-reliability limits for circuits designed using such devices. Using the mutual information propagation in
logic circuits technique developed by Pippenger, together with optimization, we obtain lower bounds on the energy
consumption for computing n-input boolean functions. Most extant technologies require all gates to have the same
electrical operating point and in circuits of such uniform gates, the minimum energy required to achieve any non-
trivial reliability scales superlinearly with the number of inputs. On the other hand, in some emerging technologies
such as spin electronics, where the gates in a circuit can have different operating points, energy scaling can be linear
in the number of inputs. As part of our development we find a simple procedure for energy allocation across gates
in a boolean circuit with different operating points.
Index Terms
fault-tolerant computing, boolean function, logic gate, energy-failure function, optimization, information inequal-
ities
I. INTRODUCTION
As area and energy scaling in CMOS technology saturates, the semiconductor industry has been exploring
promising new nanoscale devices [2]. A major challenge, however, in using nanoscale devices is that they can
be very unreliable, especially when operated at low energy [3]. This has created renewed interest in the study of
reliable circuit design using unreliable components [2], [4], [5].
Von Neumann initiated studies of error in logic circuits from a statistical and thermodynamic point of view [6],
showing that repeated computations followed by majority logic can offer reliability even when all components are
unreliable. Over the last six decades, this result has inspired intermittent bursts of work on statistical models in
computation.
Obtaining bounds on the minimum size of a noisy circuit to compute a function with a given reliability has
drawn significant interest, e.g. [7]–[9]. There has also been work to obtain an upper bound on gate noise for which
a non-trivial reliability can be achieved [10]–[12]. Another interesting thread of work is the study of unreliable
circuits preceded and succeeded by reliable encoding and decoding components, respectively. A lower bound on the
ratio of encoded input size to true input necessary for reliable computation was obtained in [13]. Use of encoder and
decoder modules has also been employed in memory circuits [14]–[16], where LDPC decoders play an important
role. Use of error-correcting codes for fault tolerance in linear dynamical systems have also been investigated [17].
Recently, linear function computation for unreliable encoder, decoder, and computation circuits was studied [18].
As von Neumann was evidently influenced by the success of information theory, efforts have been made to
connect information theory and noisy computation [19]. Adding encoder and decoder modules to unreliable circuits
[13] was an attempt to establish a correspondence between communication channels and computation circuits. A
more natural use of information-theoretic techniques to study noisy circuits was developed much later by Pippenger
[11], improvements of which led to the lower bound on the size of a circuit with a desired level of reliability
mentioned above [10], [20], [21].
In this work, we study the limits of energy consumption for reliable computation with unreliable components
using Pippenger’s information-theoretic technique. Since spin and other nanoscale devices consume more energy
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2as they are built to have lower failure rates [3], there is a fundamental tradeoff between reliability and energy
consumption. Our goal is to obtain the information-theoretic limit of energy consumption for achieving a desired
level of reliability in computation.
A. Contribution
We derive the energy-reliability limits for circuits where all logic gates are constrained to have uniform electrical
operating points (Sec. IV), a constraint common in most extant technologies. The main goal here is to understand the
scaling of energy consumption with number of inputs. We observe that for both extant and emerging technologies,
a superlinear scaling of energy consumption with number of inputs is unavoidable.
As some new technologies promise to relax the constraint of uniformity of operating points, we also study
the case where logic gates may operate differently, and hence, consume different energies (Sec. V). Building on
Pippenger’s method and convex optimization theory, we study the minimum energy needed for a given reliability
requirement and vice versa. For certain symmetric circuits we observe that linear scaling of energy consumption
is possible. From this study we also obtain a procedure for energy allocation in boolean circuits.
II. SETTING
The goal is to design circuits to compute n-input boolean functions using a single type of gate among the set
of universal gates, i.e. NAND and NOR, such that each gate has at most k inputs and exactly one output. Gates are
interconnected into a circuit to compute the desired function, such that inputs to gates are some of the n inputs
to the function, outputs of other gates in the circuit, or constants {0, 1}. The output of the circuit is the output of
a certain gate. In general, a boolean function can be realized by several different circuits using the same kind of
universal gate. Indeed, elementary digital logic design is concerned with minimal realizations [22].
We assume that the boolean function F is sensitive to each input, i.e., for each input i, there is a configuration
of other inputs x1 = c1, x2 = c2, . . . , xi−1 = ci−1, xi+1 = ci+1, . . . , xn = cn, such that
F (c1, . . . , ci−1, 0, ci+1, cn) 6= F (c1, . . . , ci−1, 1, ci+1, cn).
A boolean function of n inputs which is not sensitive to one of its inputs is equivalent to a function of n−1 inputs.
In combinatorial circuits there is no feedback, i.e., the connections between the gates must form a directed acyclic
graph, where gates are vertices and the connections between gates are edges. The input to a gate is considered the
head of a directed edge. A special class of combinatorial circuits of interest in this work are formulas, where the
graph is a directed tree.
A gate may fail to produce a correct output for a given input with probability . When a gate fails, its output is
flipped. This means that for a given input, the output is correct with probability 1− and is flipped with probability
. Each gate in a circuit or formula fails independently of each other. This model of gate failure is known as the
-noisy model [6].
The noise probability  of a gate depends on its electrical characteristics such as bias voltage, as well as physical
and material properties. These characteristics also determine the energy consumption of the gate. For a given device
technology, there is a relationship between energy consumption of the gate and its probability of failure. This function
depends on the fundamental nature of the device, whether CMOS or emerging beyond-CMOS technologies such
as spin electronics or carbon nanotubes.
Definition 1: For a gate with probability of failure  and energy consumption eg, let us define the energy-failure
function of the gate as  = χ(eg).
When we construct circuits from noisy gates, for any given input, there is a probability that the output of a
circuit is incorrect.
Definition 2: We say a circuit for the n-input boolean function F is δ-reliable if for any input configuration
{x1, x2, . . . , xn} ∈ {0, 1}n, the output of the circuit y satisfies the following:
Pr(y = F (x1, x2, . . . , xn)) ≥ 1− δ,
where probability is over all the failure patterns of the gates in the circuit.
3This work aims to answer the following general question: What is the minimum energy expenditure needed to
realize an n-input boolean function using a δ-reliable formula?1 Herein, we first restrict attention to circuits (and/or
technologies) where each gate in the circuit must have the same operating point and hence consume the same
energy. We obtain the minimum energy per device for reliable computation. Some emerging technologies like spin
electronics allow different devices in the circuit to have different operating points [23]. The energy-reliability limit
with such variable-quality gates is better; we characterize such settings later.
III. PRELIMINARIES
A. Circuit Graphs
An n-input boolean function Fn can be realized using various different formula structures of (universal) logic
gates of a given kind. For a given realization, we have a directed graph Gg = (Vg, Eg), where vertices Vg are the
set of gates and Eg are the edges corresponding to connections between gates. Each edge is directed towards the
gate to which it is an input. We call Gg the gate graph of the realization of the formula. In this work we only
consider formulas, and hence, the corresponding graphs are trees.
Another graph that we use subsequently is the bit graph Gb = (Vb, Eb). Here, Vb corresponds to interconnects/wires
in the circuit. In a circuit there are interconnects that run from output of one gate to input of another gate, from
circuit inputs to inputs of gates, and from fixed sources (corresponding to permanent 0 or 1) to input of gates. Two
nodes in Vb share an edge if the corresponding interconnects are incident to a common gate.
As the circuit is a tree, interconnects between gates have a one-to-one mapping to gates (the gates to which they
are outputs). From here it can be seen that Gg is a subgraph of Gb. In addition Gb has leaf nodes that correspond
to either inputs or to fixed sources. This relation will be useful later.
B. Pippenger’s Method
Pippenger developed the technique of information flow in logic circuits to bound the size of a δ-reliable circuit
constructed using -noisy gates [11], which we review here. For a boolean function F of n-inputs, for any input
i there exists a values c\i ∈ {0, 1}n−1 such that Fi(x) := F (c\i, x) = x or x¯, where x¯ is the complement of x.
Hence, for any random input X , Fi(X) is a one-to-one mapping. When F is realized using noisy gates, the output
is no longer Fi(X), but a random variable Y , depending on the gate noise and Gg.
Note δ is the upper bound on probability of error, Pe(c\i) for input configuration c\i, and the possible number
of values of Y is M = 2. Then using Fano’s inequality:
I(X;Y ) ≥ H(X)− h(Pe(c\i))− Pe(c\i)
ln(M − 1)
ln 2
, (1)
where h(·) is the binary entropy function. From the fact M = 2, as the output is binary, it follows that:
1− h(δ) ≤ I(X;Y ). (2)
Note that unlike in communication where h(Pe) is often bounded by 1 to obtain a simplified bound on Pe, here
the bound is left in terms of h(Pe).
Finally to bring gate failures into this bound, two important observations are made. First, for a perfect gate g
with input random variables U1, U2, . . . , Uk and output random variable U0, for any random variable Z:
I(Z;U0) ≤ I(Z;U1, U2, . . . , Uk)
≤
k∑
i=1
I(Z;Ui) (3)
by the data processing inequality and the distributive rule of mutual information [11]. Second, if the gate is -noisy,
then the output is U˜0 = U0 + N0, where N0 is a Bernoulli() random variable independent of U0. Then, a strong
data processing inequality holds [11], [20], [21]:
I(Z; U˜0) ≤ (1− 2)2I(Z;U0). (4)
1In the presence of unreliable components, minimal realizations may not consume the minimum energy.
4A loose version of this strong data processing inequality was first developed by Pippenger, which was later tightened
by Evans and Schulman. These works triggered significant research effort on strong data processing inequalities in
different contexts, but they are not within the scope of this work.
Based on these two information-theoretic inequalities and some combinatorial arguments, a lower bound on the
depth of a formula was obtained in terms of δ and  [11], [20], [21]. There, the gate noise was fixed and the energy
consumption was not considered. In this work, we build on this technique to study circuits where energy (and
hence, noise) of a gate can be tuned and derive bounds on total energy consumption to realize a boolean function.
C. Energy-Failure Functions
A few special cases of the energy-failure function χ are relevant to modern technologies. Here we will obtain a
generic lower bound applicable to a broad class of energy-failure functions that encompass all relevant technologies.
Definition 3: Let the class of physical energy-failure functions be ones that satisfy χ : (0,∞) 7→ (0, a), 0 < a ≤
1, that is strictly decreasing, convex, and differentiable with limeg→0 χ(eg) = a and limeg→∞ χ(eg) = 0.
Lemma 1: Any physical energy-failure function χ has an inverse χ−1 that is strictly decreasing, convex, and
differentiable.
Proof: Proof of this lemma is presented in the Appendix.
In practice, energy-failure functions of CMOS, carbon nanotube, and spin electronics belong to the class of
physical energy-failure functions.
A closed-form expression relating energy and failure for a typical spin device has been derived based on the
physics of the device [3]. An approximate form of the functional dependence is
 = 0 exp(−cI),
where I is the supply current of the device. Constants c > 0 and 0 ∈ (0, 1] depend on the device parameters, like
critical current, gate delay, and other switching parameters. As energy consumption scales as square of current,
failure  and energy e in a spin device are related as:
 = 0 exp(−c′
√
e), with c′ > 0.
A generic way to capture this kind of dependence is through stretched exponentials,
 = 0 exp(−ceβ),
where 0, β ∈ (0, 1], and c > 0.
For CMOS technologies, it has been shown that the exponential energy-failure function for a gate is a fundamental
thermodynamic limit [24].
Polynomial functions are another wide class of energy-failure dependence functions that can be used to approx-
imately characterize different logic devices:
 =
0
(e+ 1)β
, with β > 0, 0 ∈ (0, 1).
IV. UNIFORM GATE OPERATING POINTS
In this section we consider the setting where each gate in the circuit must have the same electrical operating point.
This requirement may be due to limitations of the design and fabrication technologies of the electronic devices
being used. Some emerging technologies do allow variable gate operations [23], which we discuss in Sec. V.
A. Computation Energy per Input Bit
For an n-input formula F , consider a given realization of the formula using logic gates and hence a given directed
gate tree Gg = (Vg, Eg). For each input bit i,
1− h(δ) ≤ I(Fi(X);X) ≤ (1− 2)2|Pi|,
where Pi is the path in Gg to the output gate from the gate to which xi is input. This follows by inductively using
(3) and (4) along the depth of Gg from root to the terminal gate into which xi is an input [11], [20], [21].
5Thus, for any δ-reliable circuit realization of F with total energy consumption E the following conditions must
be satisfied.
C1. 1− h(δ) ≤ (1− 2)2|Pi|, for 1 ≤ i ≤ n, (5)
C2. χ
(
E
|Vg|
)
= .
Condition C1 follows from the definition of δ-reliability of the circuit since for any input bit i and any configuration
c\i, Pr(Y = Fi(X)) ≥ 1 − δ. Condition C2 relating total energy E and  follows because gates with the same
electrical characteristics consume the same energy. Hence, energy consumption per gate is eg = E|Vg| , which along
with  = χ(eg) implies the condition.
Our goal is to find a lower bound on the total energy consumption E in a circuit realization of F . This implies
that a set of conditions weaker than C1 and C2 would give a lower bound on E. Hence, we develop the following
weaker conditions.
C3.
1
4
ln
1
1− h(δ) ≥ |Pi|, for 1 ≤ i ≤ n, (6)
C4. χ
(
E
|Vg|
)
= .
Note that conditions C2 and C4 are identical, but we give them different names for convenience.
The following lemma formally relates the conditions C3 and C4 to the conditions C1 and C2.
Lemma 2: For a given formula F , a realization gate tree Gg = (Vg, Eg), and required reliability δ, if E satisfies
conditions C1 and C2, then it also satisfies conditions C3 and C4.
Proof: We need only consider the relation between C1 and C3. The proof follows by noting that
1− x ≤ exp(−x),
which implies that if (5) is satisfied for a given E, then for that E:
1− h(δ) ≤ exp(−4|Pi|), for 1 ≤ i ≤ n.
Taking the natural logarithm of both sides does not disturb the inequality since ln(·) is monotonic. Thus we obtain
the desired result by multiplying both sides by −1 and flipping the inequality.
Due to linear dependence on graph structure, condition C3 is more tractable than C1. As we discuss later, these
conditions lead to a closed-form expression for the lower bound on energy consumption.
It is apparent from the necessary conditions we have just established that the lower bound on energy consumption
will depend on the relationship between probability of failure of a gate and its energy consumption. Intuitively,
when probability of failure of a gate decays faster with its energy consumption, the total energy consumption of
the circuit should also be lower.
Lemma 3: For physical energy-failure functions χ and for a given n-input boolean function F with realization
graph Gg = (Vg, Eg),
E ≥ |Vg|χ−1
(
1
4 maxi |Pi| ln
1
1− h(δ)
)
,
for δ < 12 .
Proof: For a given n-input formula F and its corresponding directed tree Gg = (Vg, Eg), it follows from (6)
that
 ≤ min
i
1
4|Pi| ln
1
1− h(δ)
=
1
4 maxi |Pi| ln
1
1− h(δ) .
Now as  = χ(E/|Vg|), and χ−1 is strictly decreasing,  ≤ 14 maxi |Pi| ln 11−h(δ) implies that for a given formula
and Gg,
E ≥ |Vg|χ−1
(
1
4 maxi |Pi| ln
1
1− h(δ)
)
.
6We also state some combinatorial properties of trees with a fixed number of leaves.
Lemma 4: Among all directed rooted trees with L leaves and number of children bounded by k, a k-ary balanced
tree has the minimum number of non-leaf nodes.
Lemma 5: Among all directed rooted trees with L leaves and number of children bounded by k, a k-ary balanced
tree has the minimum depth for the subtree made of non-leaf nodes.
Lemma 6: Among the class of directed rooted trees with bounded children, the minimum depth and minimum
size of the subtree consisting of non-leaf nodes are monotone in number of leaves.
Proofs of these lemmas are presented in the Appendix. With these lemmas in hand, we can give the main theorem
on minimum energy per input bit.
Theorem 1: For a physical energy-failure function, the minimum energy required to realize any n-input boolean
function using a δ-reliable (δ < 12 ) formula of gates with degree no more than k (with k < n), and each with
energy-failure function χ is
n
k
χ−1
(
ln k
4 lnn
ln
1
1− h(δ)
)
.
Proof: A lower bound on energy consumption over all realization circuits (graphs) and all n-input boolean
functions can be obtained by minimizing the above realization-specific bound over all realizations and n-input
functions:
E ≥ min
Fn,Gg
|Vg|χ−1
(
1
4 maxi |Pi| ln
1
1− h(δ)
)
≥
(
min
Fn,Gg
|Vg|
)
min
Fn,Gg
χ−1
(
1
4 maxi |Pi| ln
1
1− h(δ)
)
=
(
min
Gg:n inputs
|Vg|
)
min
Gg:n inputs
χ−1
(
1
4 maxi |Pi| ln
1
1− h(δ)
)
,
where the last equality follows because for each formula there is a gate tree and vice versa.
For a rooted tree G = (V, E), let `(V ) and ¯`(V ) denote the leaf and non-leaf nodes of a graph G, respectively.
Then, it is clear from the relationship between bit graphs and gate graphs that ¯`(Vb) = Vg and Eg = Eb∩ (Vg×Vg).
As Gg has n inputs, the corresponding Gb has at least n leaves. Thus, one can write
min
Gg:n inputs
|Vg| = min
Gb:≥n leaves
¯`(Vb).
By Lemma 6 and the fact that adding more constraints only increases the minimum we have
min
Gb:≥n leaves
¯`(Vb) = min
Gb:n leaves
¯`(Vb).
By Lemma 4, a k-ary Gb achieves the minimum. Now as there are n leaves, in a k-ary tree there are at most
d 1kne nodes in the level above. In turn, there are at most d 1kd 1knee in the level above that and so on. This continues
until we have only one node at the top level. Thus the total number of non-leaf nodes are lower bounded by
d1
k
ne+ d1
k
d1
k
nee+ · · ·+ 1 ≥ n
k
.
This implies that minF,Gg:n inputs |Vg| ≥ nk .
To bound the other term note that χ−1 is strictly decreasing, so χ−1
(
1
4 maxi |Pi| ln
1
1−h(δ)
)
is minimized when
1
4 maxi |Pi| ln
1
1−h(δ) is maximized. This is because ln
1
1−h(δ) ≥ 0, for δ < 12 . Thus when maxi |Pi| is minimized the
other term is also minimized.
As maxi |Pi| is the depth of Gg, by Lemma 5, this minimum is achieved by a k-ary tree. Now, by Lemma 6
and the relation between Gb and Gg, the depth of Gg is minimized when the number of leaves in Gb is minimized.
The number of leaves in Gb is no less than n, as there are n inputs. For a k-ary tree with n leaves, the depth is at
least d lnnln k e ≥ lnnln k .
Hence,
E ≥ n
k
χ−1
(
ln
1
1− h(δ)
ln k
4 lnn
)
.
7To understand the implications of Theorem 1, let us consider the simple case where we fix δ ∈ (0, 12) and
k = O(1). Then, the theorem implies that to realize δ-reliability using gates of at most k inputs, the minimum
energy requirement scales with number of inputs n as
Ω
(
nχ−1
(
c(δ, k)
lnn
))
,
for some constant c(δ, k).
Typical nanoscale circuits compute functions of large numbers of inputs. As n is large in these circuits, the above
order behavior is of fundamental interest. In most practical scenarios (as also under the condition in Theorem 1),
χ−1 is strictly decreasing and lim→0 χ−1 =∞. Thus, as n→∞, the term
χ−1
(
c(δ, k)
lnn
)
→∞.
This implies that the minimum energy requirement per input bit over all boolean functions increases with number
of input bits for any δ ∈ (0, 12) and k = O(1).
This is in sharp contrast with traditional circuits with noiseless gates. In that case there are various n-input
functions that can be realized using O(n) gates. As each gate requires only a constant amount of energy for its
perfect operation, the total energy consumption is O(n) for these circuits. Hence, as devices and gates become
unreliable there is a price to be paid in terms of the energy per input bit.
Next, we build a more quantitative understanding of the scaling of energy per input bit by considering a few
relevant classes of energy-failure dependence functions χ.
B. Energy Bounds for Device Technologies
As discussed before, the energy-failure functions for most device technologies are either polynomial or stretched
exponential. The following lower bounds for polynomial and stretched exponential energy-failure dependence follow
from Theorem 1.
Corollary 1: The minimum energy required to realize any n-input boolean function using gates with maximum
k inputs, k < n, and each with  = χ(e) is
n
kc
1
β
(
ln
40 lnn
ln k
− ln ln 1
1− h(δ)
) 1
β
when χ(e) = 0 exp(−ceβ), and
n
k
(
40 lnn
ln k ln 11−h(δ)
) 1
β
when χ(e) = 0(e+1)β .
Proof: Note that both of the energy-failure functions are physical, and so the result follows by substituting the
appropriate χ−1 in Theorem 1.
When we have a lower bound on χ rather than an exact functional form, we can still obtain a lower bound on
energy consumption.
Lemma 7: Let energy-failure functions χ1 and χ2 be physical and χ1(e) ≤ χ2(e) for all e. For gates with χ1
if there exists no δ-reliable circuit Gg for a formula F with total energy consumption no more than E, then the
same is true for χ2 gates.
Proof: The result follows by noting that if a per-gate energy e2 in case of χ2 achieves δ-reliability, then
by the monotonicity of χ1 and χ2, the dominance between them, and condition (6), e2 energy per gate achieves
δ-reliability in case of χ1 gates.
Thus, if we have a lower bound on χ, we can find the fundamental lower bound on energy consumption. This is
useful in scenarios where the device physics are not tractable and an exact functional form is hard to derive. Here
we use this property to make an interesting generic observation about a broad class of energy-failure functions.
Note that the exponential function  = 0 exp(−ce) lower bounds polynomial and stretched exponential functions.
Thus, by Lemma 7, the exponential function can be used to obtain a lower bound on energy consumption for all
8sub-exponential energy-failure functions. Since energy-failure functions for many devices fall in the sub-exponential
class and the exponential energy-failure function is also a fundamental thermodynamic limit for CMOS technologies,
we can obtain a generic bound using exponential functions.
From Corollary 1 it follows that for  = 0 exp(−ce), the energy consumption for computing n-input functions
is lower bounded by
n
ck
(
ln lnn− ln ln k + ln(40)− ln ln 1
1− h(δ)
)
. (7)
As k = O(1) and so is δ, for large n the leading term is n ln lnnck . So, in the large n regime, as long as δ <
1
2 ,
irrespective of δ the minimum energy requirement scales at least as n ln lnnck . This has interesting implications.
First, if gates are error-prone and have sub-exponential energy-failure functions, then to achieve any non-trivial
reliability (δ < 12 ), the energy requirement per bit of computation scales at least as c
′ ln lnn, and this lower bound
on scaling is independent of the reliability requirement (as long as it is non-trivial). This means that the reliability
requirement is not the bottleneck in obtaining linear scaling of energy with number of inputs. Rather, the bottleneck
is the sub-exponential unreliability of the gates.
Second, even if we allow a decreasing reliability requirement with increasing input size, it does not help in
obtaining a constant energy consumption per input bit. As long as δn ↑ 12 such that h(δn) = 1 − ω( 1n), the
minimum energy requirement per input bit scales at least as ln lnn, irrespective of the scaling of δn. This can be
seen by substituting h(δn) for h(δ) in (7). This further implies that the fundamental bottleneck is the sub-exponential
unreliability of the gates, not the reliability requirement.
V. NON-UNIFORM GATE OPERATING POINTS
Some emerging technologies like spin electronics promise to allow circuits consisting of gates with different
operating points, and hence, with different energy consumption levels. In this section, we determine the minimum
energy required to compute a given n-input boolean function using a given gate graph if we are allowed to tune
the energy of each gate separately.
Let F be an n-input boolean function with a gate (realization) graph Gg, a directed rooted tree. We allocate
energy to each gate to ensure that the circuit is δ-reliable and is also energy efficient. Our goal is twofold: to
characterize the minimum energy required by a circuit realization while having δ-reliability and to understand the
best reliability that can be achieved for a given energy budget.
Using Pippenger’s method of information propagation in a circuit [11], [20], [21], one can show that to achieve
δ-reliability, for each input bit i, the following must be satisfied.
1− h(δ) ≤ I(Fi(X);X) ≤
∏
g∈Pi
(1− 2g)2,
where Pi is the path in Gg to the output gate from the gate to which xi is input. As in the case of uniform gates,
this follows by inductively using (3) and (4) along the depth of Gg from root to the terminal gate into which xi is
an input. After some algebra the condition becomes
1
4
ln
1
1− h(δ) ≥
∑
g∈Pi
g,
where g = χ(eg) for each g ∈ Vg. We introduce the notation γ(δ) = 14 ln 11−h(δ) . Note that as g ≥ 0, to satisfy
the necessary condition for δ-reliability, we only need to consider the maximal paths {Pi}, where a path Pi for an
input bit i is maximal if there exists no bit j 6= i such that Pi ⊂ Pj . Hence, the necessary condition for δ-reliability
is
γ(δ) ≥
∑
g∈P
g, for all maximal P. (8)
In a tree Gg, the only maximal paths are the unique root-to-leaf paths for each leaf node in Gg.
9A. Minimum Energy Requirement
Based on the necessary condition (8), we first determine the minimum energy requirement for δ-reliable realization
of F using Gg. Consider the following problem,
min
∑
g∈Vg
eg
s.t.
∑
g∈P
g ≤ γ(δ) for all maximal P,
g = χ(eg) and eg ≥ 0 ∀g ∈ Vg. (9)
Constraints of this problem are the δ-reliability constraints derived above, and the objective is the total energy
consumption across the gates. So, the optimal solution of this problem satisfies the necessary conditions for δ-
reliability. Hence, the optimum of this problem is a lower bound on the total energy required to realize F using
Gg.
For physical energy-failure functions, χ has an inverse, 0 ≤ g = χ(eg) ≤ a, for 0 ≤ eg ≤ ∞. Hence, the
problem can be further simplified by eliminating the energy variable eg,
min
∑
g∈Vg
ψ(g)
s.t.
∑
g∈P
g ≤ γ(δ) for all maximal P,
0 ≤ g ≤ a (10)
where ψ = χ−1. Note that by Lemma 1, ψ is strictly decreasing, convex, and differentiable. Thus, it turns out that
(10) is a convex optimization problem [25]. To obtain a lower bound on energy consumption, one can solve (10)
using a general approach for solving convex programs. For a large circuit, however, this can be computationally
intensive. Here we derive a simple procedure for obtaining a lower bound which can be used for almost all reasonable
requirements on δ. This procedure gives simple closed-form expressions for certain structured circuits and also gives
rules of thumb for obtaining lower bounds for general circuits. Towards that we make certain observations about
problem (10).
First, note that for any δ, there is a finite {eg} that satisfy the constraints. Hence, the value of the objective is
finite for this {eg}. On the other hand, suppose at the optimum, for some g, g = 0. Then by the definition of
physical energy-failure functions we have that ψ(eg) =∞. This implies an infinite value of the objective. Hence,
at the optimum value, g > 0 for all g ∈ Vg. Hence, problem (10) remains the same if we remove the condition
g ≥ 0 for all g.
Second, we claim that if the reliability requirement δ is such that
h(δ) ≤ 1− exp(−4a),
then at the optimum of (10), g < a for all g ∈ Vg. This follows by noting that at the optimum, the condition:∑
g∈P
g ≤ γ(δ)
must be satisfied for all maximal paths P , and by noting that γ(δ) = 14 ln 11−h(δ) .
Hence, for reliability requirement δ satisfying h(δ) ≤ 1− exp(−4a), the bound on energy consumption can be
obtained by solving:
min
∑
g∈Vg
ψ(g)
s.t.
∑
g∈P
g ≤ γ(δ) for all maximal P. (11)
This problem is also a convex problem satisfying Slater’s conditions. So, strong duality holds and the KKT
conditions are necessary and sufficient conditions for optimality.
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In practice, a is at least 0.5, as without any energy the gate outputs a floating binary value at random, which
is correct with a probability at least 0.5. Thus, the condition is equivalent to h(δ) ≤ 0.865, which is a reasonable
reliability requirement in most practical scenarios.
The Lagrangian for problem (11) is
∑
g∈Vg
ψ(g) +
∑
P
νP
∑
g∈Pi
g − γ(δ)
 ,
where νP ≥ 0, for all P . The KKT conditions are
νP
∑
g∈P
g − γ(δ)
 = 0 ∀P,
∑
g∈P
g ≤ γ(δ) ∀P,
ψ′(g) +
∑
P:g∈P
νP = 0 ∀g. (12)
Now, we use structural properties of the gate graph and the optimization problem to obtain relations between g
values at the optimum. Consider any node g in the gate graph and its children g1, g2, . . . , gk. As the gate graph is
a tree, any path Pi that passes through a gl, 1 ≤ l ≤ k, also passes through g and a path that passes through gl
does not pass through gl′ , 1 ≤ l 6= l′ ≤ k. So,∑
P:g∈P
νP =
k∑
l=1
∑
P:gl∈P
νP .
This, together with the KKT conditions (12) imply that for any node g in Gg and its children g1, g2, . . . , gk,
ψ′(g) =
k∑
l=1
ψ′(gl). (13)
We make another observation that will be useful later. We claim that at the optimum of (11),∑
g∈P
g = γ(δ), (14)
for any maximal path P .
To see this, let us assume the contrary so there is a path P ′ such that ∑g∈P ′ g < γ(δ). As Gg is a tree, there
is a leaf node on P ′ through which no other path passes. We can increase g for that node until the inequality
is matched with equality. This would result in a decrease in total energy, which contradicts the optimality of the
present energy allocation. So, condition (14) holds.
The following lemma is useful in deriving the bound on energy consumption.
Lemma 8: Conditions (13) and (14) are necessary and sufficient for {g} to be an optimum of problem (11).
Proof: As (11) satisfies Slater’s conditions, KKT conditions are necessary and sufficient for optimality. So,
(13) derived from KKT conditions is necessary. Necessity of (14) at the optimum has already been argued before.
For proving sufficiency, note that the KKT conditions are sufficient. For each P , νP = −ψ′(gP ) where gP is
the leaf gate of the path P . It is easy to check that for these choices of νP , the KKT conditions are satisfied, given
(13) and (14) are satisfied.
B. Minimum Energy for Device Technologies
Next, we consider the widely occurring polynomial and exponential energy-failure functions, and discuss how
the optimality conditions derived above can be used to obtain minimum energy requirements for symmetric gate
graphs. Later, we also present a generic procedure to determine the minimum energy requirement for any tree gate
graph and any physical energy-failure function. These procedures also lead to heuristic energy allocation schemes.
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1) Polynomial energy-failure function: Consider a polynomial energy-failure function g = χ(eg) = a(1+eg)β , as
discussed in Sec. III. Note that this function has an inverse eg = ψ(g) =
(
a
g
) 1
β −1. Note that this inverse function
is convex, strictly decreasing and differentiable, ψ′(g) = − 1βa
1
β 
1
β
−1
g . Hence, condition (13) becomes

1
β
−1
g =
k∑
l=1

1
β
−1
gl . (15)
Consider a symmetric k-ary tree of depth d as the gate graph, i.e., each gate has k inputs. Now, by symmetry
and by condition (14), each gate at depth d must have the same energy and hence, the same failure probability,
say  at the optimum of (11). Now, again by symmetry and condition (14), each gate at depth d− 1 must have the
same failure probability, say ′. By condition (15), we have that
′
1
β
−1
= k
1
β
−1,
which implies that
′ = k
β
1−β .
By following this procedure one can argue that at depth i all the gates have the same failure probability (i)
given by
(i) = k
(d−i)β
1−β .
Now, by condition (14) it follows that
d∑
i=0
(i) = γ(δ),
so we have

1− k˜d+1
1− k˜ = γ(δ),
where k˜ = k
β
1−β < 1. This gives the optimum  to be
∗ =
γ(δ)(1− k˜)
1− k˜d+1 .
So, the minimum energy requirement is given by the total energy consumed at this optimum allocation:
d∑
i=0
ψ((i))ki =
d∑
i=0
ki(
(
a
∗k˜d−i
) 1
β
− 1)
=
d∑
i=0
(kk˜
1
β )ik˜
−d
β
( a
∗
) 1
β −
d∑
i=0
ki
= Ω(n),
where the last line follows by noting that kd+1 = Θ(n).
Observe that in this example of a symmetric circuit with non-uniform energy allocation, a linear scaling of energy
with the number of inputs is possible. This is in contrast to the circuits with uniform operating points, where linear
scaling is not possible.
Note that as in Sec. IV, for any circuit (including one with reliable components) with n inputs, energy scaling is
at least Ω(n). This is because for n inputs we need at least nk gates, and each gate must consume Ω(1) energy. For
reliable components this is obvious, as the energy consumption per gate is constant and does not need to be tuned.
For circuits with unreliable components, if there is a gate that consumes o(1) energy, then  = χ(o(1)) for that
gate is ω(1). Then, the necessary condition
∑
g∈P g ≤ γ(δ) cannot be satisfied for any finite δ for the maximal
path through that gate, when n scales.
Remark 1: For symmetric gate graphs with polynomial energy-failure functions, we obtain the following rule
of thumb for failure allocation:  should be geometric along the depth with a factor k
β
1−β from a layer to the one
above. This in turn gives a rule of thumb for energy allocation: a ratio of k
1
β−1 is maintained from a layer to the
one above for 1 + eg.
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2) Exponential energy-failure function: Now, we consider the exponential energy-failure function, g = a exp(−ceg)
with inverse ψ(g) = −1c ln ga . Clearly, this function is convex, strictly decreasing, and differentiable, ψ′(g) = − acg .
Thus, condition (13) becomes
1
g
=
k∑
l=1
1
gl
. (16)
If we consider the same symmetrical k-ary tree as the gate graph, following the same approach as for polynomial
energy-failure functions, for gates at depth i and i+ 1 we have
(i) =
1
k
(i+ 1).
So, following the same steps as for polynomial energy-failure functions we obtain
∗ =
γ(δ)(1− 1k )
1− 1kd+1
. (17)
Thus, the rest of the derivation of the lower bound follows by replacing k˜ in Sec. V-B1 by 1k and ψ(g) = −1c ln ga .
Minimum energy consumption is given by
1
c
∑
i
ki ln
akd−i
∗
=
1
c
∑
i
(
(d− i)ki ln k + ki ln a(1−
1
kd+1 )
γ(δ)(1− 1k )
)
= Ω(n).
Notice that the energy allocations for gates at depth i and i+ 1 follow
exp(−c(e(i)− e(i+ 1))) = 1
k
,
implying e(i) = e(i+ 1) + 1c ln k.
Remark 2: For exponential energy-failure function and symmetric gate graph, though the rule of thumb of
 allocation is geometric upwards in the tree (with a factor k), the energy allocation is additive with a factor
proportional to ln k.
3) Generic Procedure: In general, a numerical value for the minimum energy requirement can be obtained by
solving the convex optimization problem (11) directly for a given δ. This would also give an allocation {g} and
an energy allocation {eg}. This solution can be used as a procedure for energy allocation in circuits. Note that this
would only be a heuristic energy allocation procedure and not a provably optimum one for achieving δ-reliability,
as (11) only gives necessary conditions. Though, note no energy allocation scheme can have δ-reliability with a
total energy less than the optimum objective of (11).
In Alg. 1, we give a procedure which is computationally simpler than solving the convex optimization problem
(11) using a generic convex optimization algorithm. This procedure builds on the optimality conditions (13) and
(14).
Let us define P(Subtree, g) as the sum of g along any path from root of the subtree to a leaf through g. Let
S(g) be the sibling nodes of g in the gate graph and subtree(g) be the subtree rooted at g.
Algorithm 1 Minimum Energy Allocation
Input: γ(δ)
Initialize: ∀g, g = 0, ¯g = 1, γ = γ(δ)
Parameters: 0 < η  1
1: Call SUBTREEALLOC(γ(δ),Gg).
2: Allocate ψ(g) energy to gate g
This algorithm starts by allocating some  to the nodes at lowest depth that are siblings and tunes  according to
a binary search while adjusting  values of other nodes according to conditions (13) and (14). For any allocations
of  values to the children of a node, it uses condition (13) to obtain the allocation of their parent. Note that
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Algorithm 2 SUBTREEALLOC(γ,Subtree(root))
1: Among nodes at maximum depth pick g with smallest index
2: Assign g =
g+¯g
2 to g
3: while |P(Subtree, g)− γ| > ηγ do
4: if P(Subtree, g)− γ > γη then
5: ¯g ← 
6: else
7: g ← 
8: end if
9: Assign  = g+¯g2 to g
10: Obtain g′ by solving min ψ()− 
∑
g∈child(g′) ψ
′(g)
11: for v ∈ S(g′) (in numerical order) do
12: SUBTREEALLOC(P(Subtree(g), g)),Subtree(v))
13: end for
14: end while
15: For all u ∈ S(g), reset u = 0, ¯u = 1, but keep u
solving (13) is the same as solving the one-dimensional unconstrained convex optimization problem in step 10 of
SUBTREEALLOC. This is because ψ is convex, and hence, the optimality condition for step 10 is the derivative
being 0. This derivative condition is the same as (13). We write the step 10 in this fashion to show that (13) is
easily solvable, given the  values of child nodes. When a node has an allocation of , then using (14) one can
enforce conditions on  values of other sibling nodes. The sub-routine SUBTREEALLOC carries out this procedure
recursively. It is not hard to show that this algorithm reaches the optimum of (11).
Proposition 1: The generic energy allocation procedure reaches the optimum of (11) in O(|Vg| Q log 1η ) steps,
where Q is the number of steps required to solve the one-dimensional convex optimization problem in Step 10 of
SUBTREEALLOC.
Proof: Proof of this result builds on Lemma 8. Note that at the optimum of (11), conditions (13) and (14) are
satisfied with path sums being γ(δ). Conditions (13) and (14) constrain failure values of all nodes while leaving
only one free parameter.
This implies that if the conditions (13) and (14) are enforced, then for a given choice of  for a leaf node at the
maximum depth, failure values of all other nodes become fixed (as a function of ). Thus it is then sufficient to do
a binary search over . The algorithm does exactly that.
Note that at the end of the algorithm, the conditions (13) and (14) are satisfied with path sum being γ(δ) from
any leaf node. As this is a necessary and sufficient condition for optimality, the output of the algorithm is the
optimum.
The complexity result follows because for a given value of  on a leaf node, one has to iterate through all
nodes and enforce conditions (13) and (14), which takes O(|Vg|) time. In addition, in each iteration, solving the
optimization problem in Step 10 takes Q queries. As we have to do binary search for  up to an accuracy η, the
log 1η factor follows.
C. Maximum Reliability
Let us consider the case where there is a given energy budget E for the whole circuit. Then, the necessary
condition for δ-reliability is ∑
g∈P
g ≤ γ(δ) for all maximal P,∑
g∈Gg
eg ≤ E,
g = χ(eg) and eg ≥ 0 ∀g, (18)
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Here we are interested in determining the maximum reliability achievable for a given circuit energy budget. We
consider the following optimization problem for determining maximum reliability.
min y
s.t.
∑
g∈P
g − y ≤ 0, for all maximal P,∑
g
ψ(g) ≤ E,
0 ≤ g ≤ a ∀g ∈ Vg. (19)
Let ymin(E) be the solution of problem (19). Note that γ : [0, 12 ]→ [0,∞) is a strictly increasing function of δ
on [0, 12 ] and is bijective. Hence, inverse of γ exists and it is strictly increasing as well. This implies γ
−1(ymin(E))
is the minimum δ for which a feasible {eg} exists that satisfies the necessary conditions.
Note that the optimum is strictly decreasing with increasing E. To see this, we consider E′ > E, then the optimal
solution for budget E is a feasible solution for the problem with budget E′. Now use this allocation with additional
E′−E
|Vg| energy per gate. This is a feasible solution for the problem with budget E
′. This feasible solution gives a
y value strictly less than ymin(E), as χ is strictly decreasing. Hence, ymin(E′) < ymin(E). Also, as E → ∞,
ymin(E)→ 0. This is easy to see by picking g = E|Vg| for all g, and noting that
∑
g∈P g ≤ χ
(
E
|Vg|
)
maxP |P| → 0
as E →∞. Thus the optimum solution of (19), ymin(E) goes to 0 as E →∞.
By the property of physical energy-failure functions, namely χ(eg) → 0 as eg → ∞ and χ strictly decreasing,
the conditions 0 ≤ g are redundant for any finite energy budget. Also, as ymin(E)→ 0 when E →∞, there exists
Eth such that for all E ≥ Eth, ymin(E) < a. Thus, for E ≥ Eth, g < a ∀g are redundant conditions.
Though we do not have a closed-form expression for Eth, it is easy to compute. Note that, if for a given budget
E, the optimal solution of (20) is y∗, then E is the optimal solution of (11) for γ(δ) = y∗. This can be proved by
contradiction. Note that the optimal solution of (20) is a feasible solution of (11). Now, if for a given γ(δ) = y∗,
the optimal solution of (11) is strictly less than E, then it implies that we can divide the excess (E minus the
minimum) energy among all the gates to improve y∗ in (20), which is a contradiction. This implies that to compute
Eth we can run Alg. 1 for γ(δ) = a.
Now we focus on maximum reliability for an energy budget E ≥ Eth, as in most cases a = 0.5 and γ(δ) < 0.5
is a bare-minimum reliability requirement. So, we consider the following problem.
min y
s.t.
∑
g∈P
g − y ≤ 0, for all maximal P,∑
g
ψ(g) ≤ E. (20)
By convexity of ψ, this is a convex optimization problem. As in the case of minimum-energy allocation, we can
find sufficient conditions for optimality from KKT conditions. The conditions are: for λP ≥ 0 and µ ≥ 0,∑
P
λP = 1∑
P:g∈Pi
λP + µψ′(g) = 0,
µ(
∑
g∈Vg
ψ(g)− E) = 0,
λP(
∑
g∈P
g − y) = 0.
The following conditions are more useful as they do not involve dual variables.
ψ′(g) =
k∑
l=1
ψ′(gl). (21)
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∑
g∈P
g = ymin(E), (22)
∑
g
ψ(g) = E, (23)
for any maximal path P from a leaf to the root. The following lemma states the above conditions are necessary
and sufficient for optimality.
Lemma 9: Conditions (21)–(23) are necessary and sufficient for the optimality of (20).
Proof: Necessity of (21) follows from the necessity of KKT conditions.
Necessity of (22) follows because at the optimum, path-sums of  along all the maximal paths must match. Else,
there is a path P for which an  path-sum is smaller. Then one can take a little energy from the leaf gate in that
path and distribute it equally among leaf gates of all other paths. One can choose the amount of to be arbitrarily
small such that this reallocation of energy (a) decreases path-sums of all paths other than P , (b) increases the
path-sum of P , and (c) keeps the path-sum of P as the smallest. This strictly decreases y, which contradicts the
optimality of the current allocation.
Necessity of (23) follows because if there is a strict inequality, then we can always distribute the remaining
energy to the gates and decrease  of each gate, resulting in a decrease in y. This is in contradiction to optimality.
For sufficiency of (21)–(23), take λP =
ψ′(gP )∑
P ψ
′(gP )
, where gP is the leaf of P and take µ = − 1∑
P ψ
′(gP )
. Then,
it is easy to check that these λP and µ satisfy KKT conditions.
To derive the best reliability achievable for a given energy budget, we can use the same approach. First, for a
given  at the maximum depth, find  for all other nodes using (21) and (22), and then using
∑
g χ(g) = E, obtain
 at the maximum depth. This would eventually give the sum of g along any path, and hence, ymin(E).
D. Maximum Reliability for Device Technologies
1) Polynomial energy-failure function: By the same symmetry arguments as before, gates at the same depth
must have same failure probabilities. Also, by the conditions (21)–(22):
(i) = k˜(i+ 1).
So, if the failure probability at depth i is (i) and energy budget is E, then we must have
E =
d∑
i=0
ψ((i))ki
=
d∑
i=0
ki(
(
a
(d)k˜d−i
) 1
β
− 1)
=
d∑
i=0
(kk˜
1
β )ik˜
−d
β
(
a
(d)
) 1
β
−
d∑
i=0
ki
= (d)−
1
β
d∑
i=0
(kk˜
1
β )ik˜
−d
β a
1
β −
d∑
i=0
ki,
which gives (d) in terms of E.
The best δ that can be achieved is
γ−1
(
d∑
i=0
(i)
)
= γ−1
(
(d)
1− k˜d+1
1− k˜
)
.
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2) Exponential energy-failure function: Following the same steps as in the case of polynomial energy-failure
functions we obtain a similar expression for (d) in terms of E,
E =
d∑
i=0
ki
1
c
ln
a
(i)
=
1
c
d∑
i=0
ki
(
ln
a
kd−i
− ln (d)
)
,
which implies
(d) = exp
(
−cE −
∑d
i=0 k
i ln akd−i∑d
i=0 k
i
)
,
and
γ(δ) = (d)
1− 1kd+1
1− 1k
.
3) General procedure: A general procedure of energy allocation can be obtained by solving the convex opti-
mization problem (20). As in minimum energy allocation, a computationally simpler approach would be to use the
necessary and sufficient KKT conditions. Though, we take a different approach here: we design a new procedure
using minimum energy allocation as a sub-routine, see Alg. 3. Similar complexity and accuracy guarantees hold
with an additional multiplicative factor of log 1θ in the computational complexity, where θ is the energy budget
accuracy (1± θ)E.
The following lemma is useful in proving the accuracy of Alg. 3.
Lemma 10: For a given energy budget E, ymin is the optimum of (20) if and only if for a given reliability
requirement γ(δ) = ymin, E is the optimum of (11).
Proof: As argued before, recall that for a physical energy-failure function, ymin(E) is strictly decreasing
function of E, ymin : [0,∞) 7→ [0,∞], which is one-to-one and onto.
We start with the direct part. As E meets γ(δ) reliability requirement in (11) for an allocation of g, in (20) this
g allocation meets the budget E while achieving a γ(δ) reliability. So, ymin(E) ≤ γ(δ). Let ymin(E) < γ(δ),
then we can take away some energy from some gates in the circuit, so that their g increases and
∑
g∈P g = γ(δ)
for all maximal P . This implies that the total energy used is less than E while achieving γ(δ) reliability, which is
a contradiction.
The converse follows similarly by starting with an allocation that achieves maximum reliability ymin(E) for a
given budget E and showing that E is the minimum energy requirement for a given reliability criteria γ(δ) =
ymin(E). Proof follows similarly by showing an inequality, and then showing that a strict inequality is a contra-
diction.
Based on the above lemma, in Alg. 3 we do a binary search over δ to find the minimum δ for which minimum
energy allocation obtained is E.
Proposition 2: The generic energy allocation procedure reaches the optimum of (20) in O(|Vg| Q log 1η ) steps
for a given θ if E ≥ Eth, where Q is the number of steps required to solve the one-dimensional convex optimization
problem in Step 10 of SUBTREEALLOC.
Proof: By Lemma 10 as there is a unique δ for an energy budget, it is sufficient to search over all δ so that
we find a δ for which E is the minimum energy requirement. Hence, doing a binary search for δ and running the
minimum energy procedure for each δ converges to the correct reliability requirement.
Complexity guarantees follow similarly as in the case of minimum energy procedure. Note that here we have to
do an additional binary search for δ. But as it is over [0, 1], this search takes O(1) iterations which is included in
the constants in the complexity order result.
We would like to stress again that the energy allocation rules in this section are derived from the necessary
conditions for δ-reliability. Hence, they are heuristics for the purpose of achieving δ-reliability. But, as they are
derived based on the necessary conditions, no energy allocation scheme can achieve a better energy consumption
(for a given reliability) or reliability (for a given energy budget) than the bounds obtained by these allocation
schemes.
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Algorithm 3 Maximum Reliability Allocation
Input: E
Initialize: ∀g, g = 0, ¯g = 1, γ = γ(δ)
Parameters: 0 < η  1, 0 < θ  1
1: δ = 0, δ¯ = 1, δ = 12 .
2: while |∑g ψ(g)− E| > θE do
3: if
∑
g ψ(g)− E > θE then
4: δ ← δ
5: else
6: δ¯ ← δ
7: end if
8: δ = δ+δ¯2
9: Call SUBTREEALLOC(γ(δ),Gg)
10: end while
11: Allocate ψ(g) energy to gate g
(a) Tree (b) Line
Fig. 1. Tree and line circuit structures.
VI. NUMERICAL EXAMPLES
In previous sections, we obtained a heuristic for energy allocation en route to bounding reliability. In this section
we try to understand the performance of the heuristics numerically in simple settings. As this work is primarily
concerned with obtaining fundamental energy-reliability bounds, an expansive and detailed study of energy allocation
methods is out of scope.
For the purpose of our simple numerical studies, we consider three different boolean functions widely used in
information theory and computer science: conjunction, disjunction, and parity. We study circuits constructed with
AND gates for conjunction, circuits constructed with OR gates for disjunction, and circuits constructed with XOR
gates for parity. In all cases we consider 2-input gates with exponential energy-failure functions, the fundamental
thermodynamic bound for CMOS devices [24].
A conjunction circuit is constructed with AND gates in two main ways, line graph and symmetric tree, as in
Fig. 1. The same is true for disjunction circuit constructed with OR gates and parity circuits constructed with XOR
gates. We study reliability of both configurations for each of these three types of circuits, under the heuristic energy
allocation schemes. Though the energy allocation scheme is applicable to any n-input boolean function, in this
section we restrict ourselves to 4-input boolean functions. Small circuits are insightful since we can compute and
precisely evaluate closed-form expressions for reliability.
For the exponential energy-failure function  = 0 exp(−ceg), in most cases 0 = 0.5, as the output is perfectly
random when no energy is allocated to the gate. Here we study the reliability of the circuits for a given energy
budget, E ≥∑g eg. For convenience we specify the budget in terms of cE such that cE ≥∑g(ceg) = ∑g ln 0g .
Note that though the heuristic depends on the circuit structure, it is not affected by the types of gates. Hence, the
energy allocation under the heuristic would be same for conjunction, disjunction, and parity. For the line circuit,
it is not hard to see that the heuristic allocation rule gives uniform energy allocation. On the other hand, for tree
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Fig. 2. Energy allocation and worst-case error entropy.
circuits, the heuristic allocation gives different energies to the gates. In Fig. 2(a) we plot the energy allocated to
each gate (ceg) for different energy budgets (cE). Note that under the heuristic scheme, the output gate (gate 3) is
allocated more energy to increase its reliability.
As discussed before, δ-reliability is equivalent to worst-case (across all input patterns) error entropy, h(δ) (for
δ ≤ 0.5). Fig. 2(b) plots the limit of worst-case error entropy against different energy budgets. We observe that the
tree graph has a better worst-case entropy bound than the line graph.
Next, we study the individual boolean functions separately. The measure of performance we choose is conditional
error entropy, H(E|X1, X2, . . . , Xn), where E is the binary error variable and {Xi} are binary input variables, as
this also captures the effects of inputs on the error entropy. For each boolean function, we compute closed-form
expressions for H(E|X1, X2, . . . , Xn) for both tree and line graphs in terms of g for each gate. Then, we evaluate
these omitted expressions for each energy (and hence g) allocation.
For each boolean function, we study conditional error entropy for line graph under the heuristic allocation,
conditional error entropy for tree under the heuristic allocation, and conditional error entropy for tree under uniform
energy allocation. Note that the heuristic allocation gives uniform allocation for line graph.
Fig. 3(a) plots the conditional error entropy again energy budget for conjunction. We observe that the tree graph
with heuristic energy allocation performs better than line graph with heuristic energy allocation (which is also
uniform allocation). We also observe that tree graph with uniform energy allocation has a better error performance
than line graph. From these one may argue that for conjunction a tree graph is more reliable than a line graph.
But the same argument is not true for disjunction. In Fig. 3(b) we see that tree graph with uniform energy
allocation has a worse error performance than line graph. But, tree graph with heuristic energy allocation performs
better than line graph with heuristic energy allocation. In both conjunction and disjunction circuits we observe that
the heuristic energy allocation for tree graphs perform better (by 15–18%) than uniform energy allocation.
But, this does not mean that the heuristic allocation is uniformly best. One shortcoming of this heuristic energy
allocation is that it optimizes a necessary condition for δ-reliability while ignoring the truth table of individual
gates. This is reflected in case of parity circuits in Fig. 3(c). Notice that the error probabilities are the same for
both tree and line graphs. If we consider each gate to be a gate plus an independent Bernoulli noise, then error
happens if an odd number of gates have Bernoulli noise 1. This is true irrespective of what circuit structure is used.
Thus it is clear that all gates are equally critical for reliable realization of this boolean function, and hence, uniform
energy allocation is optimal. In summary, though the energy allocation heuristic is a by product of a method to
energy-reliability trade-offs, it performs well in some scenarios, but has some limitations too.
VII. CONCLUSION AND FUTURE WORK
We obtained a lower bound on the minimum energy needed to compute an n-input boolean function using
unreliable gates. We observed that a superlinear scaling of energy with the number of input bits is unavoidable
for sub-exponential energy-failure functions, irrespective of the reliability requirement, when gates are constrained
to have uniform operating points. Contrarily, when gates are allowed to have different operating points, minimum
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Fig. 3. Conditional error entropy performance under heuristic allocation.
energy requirements for polynomial and exponential energy-failure functions and symmetric circuits demonstrate
that the lower bound is linear in the number of inputs. This argues for the value of emerging device technologies
that allow variable gate operations. For general circuits and energy-failure functions, we proposed an algorithm that
can numerically compute the lower bound in linear time. This procedure also gives a heuristic to allocate energy
to different gates. The heuristic energy allocation is generic irrespective of the constituent gate types and optimizes
the necessary conditions for δ-reliability. Despite these obvious limitations, this scheme is computationally simple
and performs well in many settings. As future work, we aim to develop provably optimal energy allocation schemes
with uniform performance guarantees for general circuits.
ACKNOWLEDGMENT
Discussions with Ameya Patil and Naresh R. Shanbhag are appreciated.
REFERENCES
[1] A. Chatterjee and L. R. Varshney, “Energy-reliability limits in nanoscale circuits,” in Proc. 2016 Inf. Theory Appl. Workshop, Feb.
2016.
[2] N. R. Shanbhag, S. Mitra, G. de Veciana, M. Orshansky, R. Marculescu, J. Roychowdhury, D. Jones, and J. M. Rabaey, “The search
for alternative computational paradigms,” IEEE Des. Test. Comput., vol. 25, no. 4, pp. 334–343, July-Aug. 2008.
[3] W. H. Butler, T. Mewes, C. K. A. Mewes, P. B. Visscher, W. H. Rippard, S. E. Russek, and R. Heindl, “Switching distributions for
perpendicular spin-torque devices within the macrospin approximation,” IEEE Trans. Magn., vol. 48, no. 12, pp. 4684–4700, Dec. 2012.
[4] P. Gupta, Y. Agarwal, L. Dolecek, N. Dutt, R. K. Gupta, R. Kumar, S. Mitra, A. Nicolau, T. S. Rosing, M. B. Srivastava, S. Swanson,
and D. Sylvester, “Underdesigned and opportunistic computing in presence of hardware variability,” IEEE Trans. Comput.-Aided Design
Integr. Circuits Syst., vol. 32, no. 1, pp. 8–23, Jan. 2013.
[5] V. De, “Energy-efficient computing in nanoscale CMOS,” IEEE Des. Test, vol. 33, no. 2, pp. 68–75, Apr. 2016.
[6] J. von Neumann, “Probabilistic logics and the synthesis of reliable organisms from unreliable components,” in Automata Studies, C. E.
Shannon and J. McCarthy, Eds. Princeton: Princeton University Press, 1956, pp. 43–98.
20
[7] R. L. Dobrushin and S. I. Ortyukov, “Lower bound for the redundancy of self-correcting arrangements of unreliable functional elements,”
Probl. Inf. Transm., vol. 13, no. 1, pp. 82–89, Jan.-Mar. 1977.
[8] N. Pippenger, G. D. Stamoulis, and J. N. Tsitsiklis, “On a lower bound for the redundancy of reliable networks with noisy gates,”
IEEE Trans. Inf. Theory, vol. 37, no. 3, pp. 639–643, May 1991.
[9] P. Ga´cs and A. Ga´l, “Lower bounds for the complexity of reliable Boolean circuits with noisy gates,” IEEE Trans. Inf. Theory, vol. 40,
no. 2, pp. 579–583, Mar. 1994.
[10] B. Hajek and T. Weller, “On the maximum tolerable noise for reliable computation by formulas,” IEEE Trans. Inf. Theory, vol. 37,
no. 2, pp. 388–391, Mar. 1991.
[11] N. Pippenger, “Reliable computation by formulas in the presence of noise,” IEEE Trans. Inf. Theory, vol. 34, no. 2, pp. 194–197, Mar.
1988.
[12] W. Evans and N. Pippenger, “On the maximum tolerable noise for reliable computation by formulas,” IEEE Trans. Inf. Theory, vol. 44,
no. 3, pp. 1299–1305, May 1998.
[13] P. Elias, “Computation in the presence of noise,” IBM J. Res. Develop., vol. 2, no. 4, pp. 346–353, Oct. 1958.
[14] M. G. Taylor, “Reliable information storage in memories designed from unreliable components,” Bell Syst. Tech. J., vol. 47, no. 10,
pp. 2299–2337, Dec. 1968.
[15] A. V. Kuznetsov, “Information storage in a memory assembled from unreliable components,” Probl. Inf. Transm., vol. 9, no. 3, pp.
100–114, July-Sept. 1973.
[16] L. R. Varshney, “Toward limits of constructing reliable memories from unreliable components,” in Proc. IEEE Inf. Theory Workshop
(ITW’15), Oct. 2015, pp. 114–118.
[17] C. N. Hadjicostis and G. C. Verghese, “Coding approaches to fault tolerance in linear dynamic systems,” IEEE Trans. Inf. Theory,
vol. 51, no. 1, pp. 210–228, Jan. 2005.
[18] Y. Yang, P. Grover, and S. Kar, “Computing linear transformations with unreliable components,” arXiv:1506.07234 [cs.IT]., Jun. 2015.
[19] S. Winograd and J. D. Cowan, Reliable Computation in the Presence of Noise. Cambridge, MA: MIT Press, 1963.
[20] W. S. Evans, “Information theory and noisy computation,” Ph.D. dissertation, University of California, Berkeley, Berkeley, CA, 1994.
[21] W. S. Evans and L. J. Schulman, “Signal propagation and noisy circuits,” IEEE Trans. Inf. Theory, vol. 45, no. 7, pp. 2367–2373, Nov.
1999.
[22] M. Karnaugh, “The map method for synthesis of combinational logic circuits,” Trans. AIEE, vol. 72, no. 5, pp. 593–599, Nov. 1953.
[23] A. Patil, S. Manipatruni, D. E. Nikonov, I. Young, and N. Shanbhag, “Enabling spin logic via Shannon-inspired statistical computing,”
in 13th Joint MMM-Intermag Conf., Jan. 2016.
[24] L. B. Kish, “Moore’s law and the energy requirement of computing versus performance,” IEE Proceedings - Circuits, Devices and
Systems, vol. 151, no. 2, pp. 190–194, Apr. 2004.
[25] S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge: Cambridge University Press, 2004.
APPENDIX
Proof of Lemma 1: First, we establish that χ has an inverse that is one-to-one and strictly decreasing. The
proof is standard in real analysis.
Since χ is strictly decreasing, it is one-to-one. Otherwise there would be an e1 < e2, such that χ(e1) = χ(e2).
From differentiability and therefore continuity of χ, it also follows that χ is onto.
Let 0 <  < a be such that there is no eg > 0 with χ(eg) =  and we show a contradiction. As the function is
decreasing, there exists an e such that χ(x) <  for all x > eg and χ(x) >  for all x < eg. Consider limx↑eg χ(x)
and limx↓eg χ(x). For any sequence {xk} ↑ eg, {χ(xk)} is monotonic and bounded, so limk χ(xk) exists and is
finite. Similarly, this is true for xk ↓ eg and limk χ(xk). As χ is continuous these two limits match and must equal
χ(eg). But as χ(x) <  < χ(x′) for x > eg > x′, the only possible limit is . So, χ(eg) = . This implies that
χ : (0,∞)→ (0, a) is onto.
So, an inverse exists for one-to-one and onto χ.
To see that χ−1 is strictly decreasing, let 0 < 1 < 2 < a. Now, there exists e1 and e2 such that ei =
χ−1(i), i ∈ {1, 2}. We show that e1 ≤ e2 is not possible. Let e1 ≤ e2, then by the strictly decreasing property of
χ, χ(e1) ≥ χ(e2), implying 1 ≥ 2, which is contradictory.
Note that the derivative of χ−1 at a value  is 1 by the derivative of χ at the value χ−1(), if it is defined. As
χ is strictly decreasing, at no point the derivative of χ is 0, and hence, χ−1 is differentiable.
Without loss of generality let e1 > e2, so 1 = χ(e1) < 2χ(e2), then for α ∈ [0, 1],
χ−1(α1 + (1− α)2) = χ−1(αχ(e1) + (1− α)χ(e2))
(a)
≤ χ−1(χ(αe1 + (1− α)e2)) (24)
= αe1 + (1− α)e2
= αχ−1(1) + (1− α)χ−1(2),
where (a) follows because χ−1 is decreasing and χ is convex. This proves convexity of χ−1.
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Proof of Lemma 4: A directed rooted tree can be seen as a structure where directed lines originate from leaves
and are eventually merged at the root node. Each non-leaf node merges lines coming from the level below it. Thus
there are L lines to be merged.
As each node can have at most k children, each non-leaf node can merge at most k lines. Each non-leaf node
can be thought of as a gadget/entity which can take at most k lines as input and outputs one merged line. Consider
any structure of the non-leaves that merges L lines to 1. In any of these structures if there is a non-leaf node with
less than k inputs, then replacing that with a non-leaf node with k inputs does not increase the total number of
non-leaf nodes. So for any tree there is a k-ary tree with the same number of leaf nodes, and no more non-leaf
nodes.
Note that converting a k-ary tree to a balanced k-ary tree with the same number of leaf nodes does not increase
the total number of nodes and hence, does not increase the number of non-leaf nodes.
Proof of Lemma 5: By similar arguments as in Lemma 4. Note that if there is a tree with certain number of
leaves and each node with at most k children, then depth does not increase if we change it to a k-ary tree to same
number of leaves. The rest follows by noting hat converting a k-ary tree to a balanced k-ary tree with the same
number of leaves does not increase the depth.
Proof of Lemma 6: Consider two directed trees with L and L′ leaves, L′ ≥ L. Then, any graph configuration
with L′ leaves can be transformed to graph with L leaves without increasing the size (just by dropping L′ − L
leaves). Hence, the minimum achieving configuration for L′ leaves is also a configuration for L leaves. Hence, the
minimum in case of L leaves is not larger than the minimum in case of L′ leaves.
